

2019/08/28:

PAGE14: 上件DP

PAGE24: 改反向6 & 8 PIN COLAY

ADD FUSE


PAGE27: ADD MCU


NAVI14 GDDR6 4PCS,8L 3xDPs +1xHDMI

105-D332xx-00B RevB Desktop board(110W TGP)

TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	DEBUG CIRCUITS
2	BLOCK DIAGRAM	27	REVISION HISTORY
3	NAVI14 - PCIe Interface		
4	NAVI14 - GPIO, EXTRA		
5	NAVI14 - XTAL		
6	NAVI14 - POWER and GND		
7	NAVI14 - Decaps		
8	NAVI14 - MEM CH AB		
9	NAVI14 - MEM CH CD		
10	GDDR6 x16 - MEM CH AB		
11	GDDR6 x16 - MEM CH CD		
12	NAVI14 - TMDPAB - USB,HDMI		
13	NAVI14 - TMDPCD - DP,DP		
14	NAVI14 - TMDPE - DP		
15	REG VDDGFX/SOC CNTL		
16	REG VDDGFX		
17	REG VDDSOC		
18	REG PCC		
19	REG VDDCIM/VDD CNTL		
20	REG VDDCIM/VDD		
21	REG - DV75		
22	LDO 1V8/PP1SV/1SV_VESA		
23	MECHANICAL AND THERMAL		
24	POWER MANAGEMENT		
25	SVI2		






SYMBOL LEGEND	
SW	SWITCH
RES	RESISTOR
ACTIVE	ACTIVE
LOW	LOW
BUS	BUS
BRINGUP ONLY	BRINGUP ONLY
GROUND	GROUND
DIGITAL	DIGITAL
ANALOG	ANALOG
GROUND	GROUND


Note: Internal PULP0 at GPIO pad is ~40k strength in 14nm design spec


HW ID	FUNCTION	DC BUS	DEVICE
0x0	0x60	VDDOR_GFX/SDC	SCL/SDA
0x2	0x44	MVSDVSDC	SCL/SDA
0x3	0x46	PCypresserved	SCL/SDA
0x48	0x50	GS Temperature	SDC/VGACLKDATA
0x4C	0x58	EXT SENSOR	SDC/VGACLKDATA





User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GEN4_DIS_A 0: PCH GEN4 supported 1: PCH GEN4 not supported
	0	PINSTRAP_BIF_CLK_PM_EN 0: CLKREQ power management capability is disabled 1: CLKREQ power management capability is enabled
	0	PINSTRAP_BIF_LC_TX_SWING 0: Full swing mode 1: Reduced swing mode(half swing)
	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capability enabled 1: The device won't be recognized as the system's VGA controller
DCE	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs 0: All endpoints connected 1: 8 endpoints connected 2: 5 endpoints connected 3: 4 endpoints connected Default(PINSTRAP_AUD_PORT_CONN[2:0]) = 000
	0	PINSTRAP_AUD[1:0] 1: Audio for DisplayPort only 2: Audio for DisplayPort and HDMI if dangle is detected 3: Audio for both DisplayPort and HDMI Default(PINSTRAP_AUD[1:0]) = 11
	0	PINSTRAP_FIG[1:0] - No definition on NV
	0	PINSTRAP_MVDD_FB_DIVIDER_CONFIG 0: Divider does not exist 1: Divider exists
Platform	0	PINSTRAP_BFI_MEM_AP_SIZE[2:0] Or PINSTRAP_ROM_CONFIG[2:0] 100 - 512KBT (BT) M2SPD0A 101 - 1M8BT (BT) M2SPD0A 102 - 32M8BT (BT) M2SPD0 103 - 48M8BT (BT) M2SPD0 104 - 1M8BT (BT) M2SPD0 105 - 512KBT (CHRGES) PM2LV12 106 - 1M8BT (CHRGES) PM2LV10 Default(PINSTRAP_BFI_MEM_AP_SIZE[2:0]) = 001
	0	PINSTRAP_SMBUS_ADDR 0: 0x41h 1: 0x40h
	1	PINSTRAP_BIOS_ROM_EN 0: Disable the external BIOS ROM device 1: Enable the external BIOS ROM device
	0	






























REG - VDDGFX/VDDSOC CTRL



















MICRO-STAR INT'L CO.,LTD
MS-V382

Size Custom	Document Description 0021_REG - 0V75	Rev 20
Date: Tuesday, September 10, 2019		Sheet 21 of 27


LDO - 1V8/VPP/5V





5V REGULATOR




MICRO-STAR INT'L CO.,LTD			
MS-V382			
Size	Document Description	Rev	
Custom	0022_LDO 1V8_VPP_5V_VESA	20	
Date:	Tuesday, September 10, 2019	Sheet	22 of 27














(29) DEBUG CIRCUIT



Firmware Programming

Debug



5V_LED

